Cascade Scheme for Concurrent Errors Detection

13 years 6 months ago

Download www.tau.ac.il

The paper deals with synthesis technique for designing circuits with cascade errors detection. The proposed technique is based on partitioning a scheme into a number of cascades followed by parity checking their output logic. The algorithm for partitioning the scheme into cascades is provided. An universal scheme of Finite State Machine (FSM) with the cascade errors detection is presented and investigated. The scheme does not require any redundant coding variables. Benchmark results are presented and show significantly low overhead requirement.

Ilya Levin, Vladimir Ostrovsky, Osnat Keren, Vladi

Real-time Traffic

Cascade Errors Detection | DSD 2006 | Hardware | Redundant Coding Variables | Universal Scheme |

claim paper

» Concurrent Error Detection Schemes for Involution Ciphers

» Which concurrent error detection scheme to choose

» Concurrent Error Detection in Sboxes

» Algorithm level recomputing using implementation diversity a register transfer level concu...

» On the design of different concurrent EDC schemes for SBox and GFp

» Compact ASIC implementation of the ICEBERG block cipher with concurrent error detection

» Concurrent Event Detection for Asynchronous Consistency Checking of Pervasive Context

» Concurrent Fault Detection in Random Combinational Logic

Post Info
More Details (n/a)

Added	13 Oct 2010
Updated	13 Oct 2010
Type	Conference
Year	2006
Where	DSD
Authors	Ilya Levin, Vladimir Ostrovsky, Osnat Keren, Vladimir Sinelnikov

Comments (0)

Sciweavers

Cascade Scheme for Concurrent Errors Detection

Cascade Errors Detection | DSD 2006 | Hardware | Redundant Coding Variables | Universal Scheme |

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers