Sciweavers

Share
PRDC
2008
IEEE

Conjoined Pipeline: Enhancing Hardware Reliability and Performance through Organized Pipeline Redundancy

9 years 10 months ago
Conjoined Pipeline: Enhancing Hardware Reliability and Performance through Organized Pipeline Redundancy
Reliability has become a serious concern as systems embrace nanometer technologies. In this paper, we propose a novel approach for organizing redundancy that provides high degree of fault tolerance and enhances performance. We replicate both the pipeline registers and the pipeline stage combinational logic. The replicated logic receives its inputs from the primary pipeline registers while writing its output to the replicated pipeline registers. The organization of redundancy in the proposed Conjoined Pipeline system supports overclocking, provides concurrent error detection and recovery capability for soft errors, intermittent faults and timing errors, and flags permanent silicon defects. The fast recovery process requires no checkpointing and takes three cycles. Back annotated post-layout gate level timing simulations, using 45nm technology, of a conjoined two stage arithmetic pipeline and a conjoined five stage DLX pipeline processor, with forwarding logic, show that our approach ...
Viswanathan Subramanian, Arun K. Somani
Added 01 Jun 2010
Updated 01 Jun 2010
Type Conference
Year 2008
Where PRDC
Authors Viswanathan Subramanian, Arun K. Somani
Comments (0)
books