Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

14

ATVA
2009
Springer

favoriteEmaildiscussreport

89views Hardware» more ATVA 2009»

A Data Symmetry Reduction Technique for Temporal-epistemic Logic

13 years 11 months ago

A Data Symmetry Reduction Technique for Temporal-epistemic Logic

Download www.doc.ic.ac.uk

We present a data symmetry reduction approach for model temporal-epistemic logic. The technique abstracts the epistemic indistinguishably relation for the knowledge operators, and is shown to preserve temporal-epistemic formulae. We show a method for statically detecting data symmetry in an ISPL program, the input to the temporalepistemic model checker MCMAS. The experiments we report show an exponential saving in veriﬁcation time and space while verifying security properties of the NSPK protocol.

Mika Cohen, Mads Dam, Alessio Lomuscio, Hongyang Q

Real-time Traffic

ATVA 2009 | Data Symmetry | Data Symmetry Reduction | Hardware | Model Temporal-epistemic Logic |

claim paper

Related Content

» Dynamic Symmetry Reduction

» Extending Symmetry Reduction by Exploiting System Architecture

» Symmetry Reduced Model Checking for B

» Model Checking Quantified Computation Tree Logic

» Automatically Exploiting Symmetries in Constraint Programming

» Improving Area Efficiency of Residue Number System based Implementation of DSP Algorithms

» Reasoning in Description Logics by a Reduction to Disjunctive Datalog

» Beta Random Projection

» Speedup of NULL convention digital circuits using NULL cycle reduction

Post Info
More Details (n/a)

Added	26 May 2010
Updated	26 May 2010
Type	Conference
Year	2009
Where	ATVA
Authors	Mika Cohen, Mads Dam, Alessio Lomuscio, Hongyang Qu

Comments (0)