ATVA 2009 - PDF Preprint Papers

ATVA 2009 Automated Technology for Verification and Analysis: Second International Conference

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ATVA-2009 Paper

click to vote

ATVA
2009
Springer

173views Hardware» more ATVA 2009»

Solving Parity Games in Practice

13 years 11 months ago

Download www2.tcs.ifi.lmu.de

Parity games are 2-player games of perfect information and inﬁnite duration that have important applications in automata theory and decision procedures (validity as well as model...

Oliver Friedmann, Martin Lange

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	173	Solving Parity Games in Practice	claim
2	172	Symbolic CTL Model Checking of Asynchronous Systems Using Constrained Saturation	claim
3	158	Logahedra: A New Weakly Relational Domain	claim
4	149	A Decompositional Proof Scheme for Automated Convergence Proofs of Stochastic Hybrid Systems	claim
5	146	Specification Languages for Stutter-Invariant Regular Properties	claim
6	142	Synthesis of Fault-Tolerant Distributed Systems	claim
7	142	TAPAAL: Editor, Simulator and Verifier of Timed-Arc Petri Nets	claim
8	141	Formal Verification for High-Assurance Behavioral Synthesis	claim
9	137	State Space Reduction of Linear Processes Using Control Flow Reconstruction	claim
10	125	Automated Analysis of Data-Dependent Programs with Dynamic Memory	claim
11	117	UnitCheck: Unit Testing and Model Checking Combined	claim
12	116	Don't Know for Multi-valued Systems	claim
13	111	A Framework for Compositional Verification of Multi-valued Systems via Abstraction-Refinement	claim
14	109	On-the-fly Emptiness Check of Transition-Based Streett Automata	claim
15	106	Verifying VLSI Circuits	claim
16	100	Dynamic Observers for the Synthesis of Opaque Systems	claim
17	99	CLAN: A Tool for Contract Analysis and Conflict Discovery	claim
18	97	Memory Usage Verification Using Hip/Sleek	claim
19	89	A Data Symmetry Reduction Technique for Temporal-epistemic Logic	claim
20	85	Quantitative Analysis under Fairness Constraints	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers