Sciweavers

Design of a 2D DCT/IDCT application specific VLIW processor supporting scaled and sub-sampled blocks

Please Wait - GoogleMap is Loading ... Click flag to display traffic info