Sciweavers

Share
FPGA
2005
ACM

Design, layout and verification of an FPGA using automated tools

9 years 2 months ago
Design, layout and verification of an FPGA using automated tools
Creating a new FPGA is a challenging undertaking because of the significant effort that must be spent on circuit design, layout and verification. It currently takes approximately 50 to 200 person years from architecture definition to tape-out for a new FPGA family. Such a lengthy development time is necessary because the process is primarily done manually. Simplifying and shortening the design process would be advantageous since it could reduce the time to market for new FPGAs while also enhancing architecture explorations. One way to accomplish this is through automation and, in this paper, we describe our efforts to automate the entire process by making use of a previously developed set of tools that assist in the creation of the repeatable FPGA tile [25]. Our aim is to demonstrate the feasibility of a CAD flow that uses an input FPGA architecture description to generate a layout that can be sent for fabrication. We prove the feasibility of this proposition by actually designing and...
Ian Kuon, Aaron Egier, Jonathan Rose
Added 27 Jun 2010
Updated 27 Jun 2010
Type Conference
Year 2005
Where FPGA
Authors Ian Kuon, Aaron Egier, Jonathan Rose
Comments (0)
books