Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

6

ASPDAC
2007
ACM

favoriteEmaildiscussreport

116views Hardware» more ASPDAC 2007»

DFM/DFY practices during physical designs for timing, signal integrity, and power

13 years 8 months ago

DFM/DFY practices during physical designs for timing, signal integrity, and power

Download www.aspdac.com

Shi-Hao Chen, Ke-Cheng Chu, Jiing-Yuan Lin, Cheng-

Real-time Traffic

ASPDAC 2007 | Hardware |

claim paper

Related Content

» Postfloorplanning powerground ring synthesis for multiplesupplyvoltage designs

» Reliabilitydriven layout decompaction for electromigration failure avoidance in complex mi...

» Noise considerations in circuit optimization

» An Overview of the Use of Remote Embedded Sensors for Audio Acquisition and Processing

» Network flowbased power optimization under timing constraints in MSVdriven floorplanning

» A routing approach to reduce glitches in low power FPGAs

» A fully polynomial time approximation scheme for timing driven minimum cost buffer inserti...

» A Comprehensive SoC Design Methodology for Nanometer Design Challenges

» Least costly identification experiment for control

Post Info
More Details (n/a)

Added	12 Aug 2010
Updated	12 Aug 2010
Type	Conference
Year	2007
Where	ASPDAC
Authors	Shi-Hao Chen, Ke-Cheng Chu, Jiing-Yuan Lin, Cheng-Hong Tsai

Comments (0)