An Efficient Iterative Improvement Technique for VLSI Circuit Partitioning Using Hybrid Bucket Structures