An electrothermally-aware full-chip substrate temperature gradient evaluation methodology for leakage dominant technologies with