Sciweavers

VLSID
2002
IEEE

Embedded DRAM (eDRAM) Power-Energy Estimation for System-on-a-Chip (SoC) Applications

14 years 4 months ago
Embedded DRAM (eDRAM) Power-Energy Estimation for System-on-a-Chip (SoC) Applications
Embedded DRAM (eDRAM) power-energy estimation is presented for system-on-a-chip (SOC) applications. The main feature is the signal swing based analytic (SSBA) model, which improves the accuracy of the conventional SRAM power-energy models. The SSBA model combined with the high-level memory access statistics provides a fast and accurate system level power-energy estimation of eDRAM. The power-energy estimation using SSBA model shows 95% accuracy compared with the transistor level power simulation results for three fabricated eDRAMs.
Yong-Ha Park, Jeonghoon Kook, Hoi-Jun Yoo
Added 01 Dec 2009
Updated 01 Dec 2009
Type Conference
Year 2002
Where VLSID
Authors Yong-Ha Park, Jeonghoon Kook, Hoi-Jun Yoo
Comments (0)