Exploring the design space of an optimized compiler approach for mesh-like coarse-grained reconfigurable architectures