Sciweavers

Fast word-level power models for synthesis of FPGA-based arithmetic

Please Wait - GoogleMap is Loading ... Click flag to display traffic info