Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

10

ASAP
2009
IEEE

favoriteEmaildiscussreport

95views Hardware» more ASAP 2009»

A FPGA-based Parallel Architecture for Scalable High-Speed Packet Classification

13 years 9 months ago

A FPGA-based Parallel Architecture for Scalable High-Speed Packet Classification

Download halcyon.usc.edu

Weirong Jiang, Viktor K. Prasanna

Real-time Traffic

ASAP 2009 | Distributed And Parallel Computing |

claim paper

Related Content

» Exploiting Parallelism to Boost DataPath Rate in HighSpeed IPMPLS Networking

» A Scalable Network ASIP Enabling Flow Awareness in Ethernet Access

» EnergyEfficient MultiPipeline Architecture for Terabit Packet Classification

» Fast and Scalable MultiTCAM Classification Engine for Wide Policy Table Lookup

» Reconfigurable Architecture for Network Flow Analysis

Post Info
More Details (n/a)

Added	09 Jul 2010
Updated	09 Jul 2010
Type	Conference
Year	2009
Where	ASAP
Authors	Weirong Jiang, Viktor K. Prasanna

Comments (0)