High-Level Design Tools for FPGA-Based Combinatorial Accelerators

13 years 10 months ago

Download www.ieeta.pt

Analysis of different combinatorial search algorithms has shown that they have a set of distinctive features in common. The paper suggests a number of reusable blocks that support these features and provide high-level design of combinatorial accelerators.

Valery Sklyarov, Iouliia Skliarova, Pedro Almeida,

Real-time Traffic

Combinatorial Accelerators | Distinctive Features | FPL 2003 | Reusable Blocks |

claim paper

» Modeling Reconfigurable SystemsonChips with UML MARTE Profile An Exploratory Analysis

» Application of Design Combinatorial Theory to ScenarioBased Software Architecture Analysis

» RCBLASTn Implementation and Evaluation of the BLASTn Scan Function

» FPGA implementation of a license plate recognition SoC using automatically generated strea...

» Design flow for embedded FPGAs based on a flexible architecture template

» Highlevel synthesis under IO Timing and Memory constraints

» Multilevel Granularity Parallelism Synthesis on FPGAs

» Synthesis of Platform Architectures from OpenCL Programs

Post Info
More Details (n/a)

Added	06 Jul 2010
Updated	06 Jul 2010
Type	Conference
Year	2003
Where	FPL
Authors	Valery Sklyarov, Iouliia Skliarova, Pedro Almeida, Manuel Almeida

Comments (0)

Sciweavers

High-Level Design Tools for FPGA-Based Combinatorial Accelerators

Combinatorial Accelerators | Distinctive Features | FPL 2003 | Reusable Blocks |

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers