Sciweavers

Share
CF
2011
ACM

Hybrid high-performance low-power and ultra-low energy reliable caches

8 years 7 months ago
Hybrid high-performance low-power and ultra-low energy reliable caches
Ubiquitous computing has become a very popular paradigm. The most suitable technological solution for those systems consists of using hybrid processors able to operate at high voltage to provide high performance and at near-/sub-threshold voltage to provide ultra-low energy consumption. This paper studies different non-hybrid and hybrid SRAM L1 cache designs using several SRAM cell types and compare them in terms of delay, dynamic energy, leakage power and area. Categories and Subject Descriptors B.3.2 [Memory structures]: Design styles—cache memories General Terms Performance, Reliability Keywords Subthreshold Voltage, Low Power, Cache Memories
Bojan Maric, Jaume Abella, Francisco J. Cazorla, M
Added 13 Dec 2011
Updated 13 Dec 2011
Type Journal
Year 2011
Where CF
Authors Bojan Maric, Jaume Abella, Francisco J. Cazorla, Mateo Valero
Comments (0)
books