Sciweavers

Share
DAC
2010
ACM

Instruction cache locking using temporal reuse profile

8 years 7 months ago
Instruction cache locking using temporal reuse profile
The performance of most embedded systems is critically dependent on the average memory access latency. Improving the cache hit rate can have significant positive impact on the performance of an application. Modern embedded processors often feature cache locking mechanisms that allow memory blocks to be locked in the cache under software control. Cache locking was primarily designed to offer timing predictability for hard real-time applications. Hence, the compiler optimization techniques focus on employing cache locking to improve worst-case execution time. However, cache locking can be quite effective in improving the average-case execution time of general embedded applications as well. In this paper, we explore static instruction cache locking to improve average-case program performance. We introduce temporal reuse profile to accurately and efficiently model the cost and benefit of locking memory blocks in the cache. We propose an optimal algorithm and a heuristic approach that use ...
Yun Liang, Tulika Mitra
Added 06 Dec 2010
Updated 06 Dec 2010
Type Conference
Year 2010
Where DAC
Authors Yun Liang, Tulika Mitra
Comments (0)
books