Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

9

ISCAS
1993
IEEE

favoriteEmaildiscussreport

83views Hardware» more ISCAS 1993»

Integration of Clock Skew and Register Delays into a Retiming Algorithm

13 years 8 months ago

Integration of Clock Skew and Register Delays into a Retiming Algorithm

Download www.ece.rochester.edu

Tolga Soyata, Eby G. Friedman, James H. Mulligan J

Real-time Traffic

Hardware | ISCAS 1993 |

claim paper

Related Content

» Retiming with nonzero clock skew variable register and interconnect delay

» Physical placement driven by sequential timing analysis

» Performancedriven register insertion in placement

» MultiDomain Clock Skew Scheduling

» Multilevel global placement with retiming

» An approach for reducing dynamic power consumption in synchronous sequential digital desig...

» Clock skew scheduling for improved reliability via quadratic programming

» An efficient retiming algorithm under setup and hold constraints

» PlanarCRX A SingleLayer Zero Skew Clock Routing in XArchitecture

Post Info
More Details (n/a)

Added	08 Aug 2010
Updated	08 Aug 2010
Type	Conference
Year	1993
Where	ISCAS
Authors	Tolga Soyata, Eby G. Friedman, James H. Mulligan Jr.

Comments (0)