Layout Level Timing Optimization by Leveraging Active Area Dependent Mobility of Strained-Silicon Devices