Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

11

ISCAS
1993
IEEE

favoriteEmaildiscussreport

86views Hardware» more ISCAS 1993»

A Logic-enhanced Memory for Digital Data Recovery Circuits

13 years 8 months ago

A Logic-enhanced Memory for Digital Data Recovery Circuits

Download www.eecg.toronto.edu

Kenneth J. Schultz, P. Glenn Gulak

Real-time Traffic

Hardware | ISCAS 1993 |

claim paper

Related Content

» Stochastic Modeling and Performance Evaluation for Digital Clock and Data Recovery Circuit...

» Samurai protecting critical data in unsafe languages

» Open Defects Detection within 6T SRAM Cells using a No Write Recovery Test Mode

» A fullrate truly monolithic CMOS CDR for lowcost applications

» Using Integer Equations for High Level Formal Verification Property Checking

» Design of flashbased DBMS an inpage logging approach

» A CtoRTL Flow as an Energy Efficient Alternative to Embedded Processors in Digital Systems

» FlipNWrite a simple deterministic technique to improve PRAM write performance energy and e...

» On the Design of Robust Integrators for FailBounded Control Systems

Post Info
More Details (n/a)

Added	08 Aug 2010
Updated	08 Aug 2010
Type	Conference
Year	1993
Where	ISCAS
Authors	Kenneth J. Schultz, P. Glenn Gulak

Comments (0)