Sciweavers

Share
HPCC
2007
Springer

A Low-Power Globally Synchronous Locally Asynchronous FFT Processor

9 years 3 months ago
A Low-Power Globally Synchronous Locally Asynchronous FFT Processor
Abstract. Low-power design became crucial with the widespread use of the embedded systems, where a small battery has to last for a long period. The embedded processors need to efficient in order to achieve real-time requirements with low power consumption for specific algorithms. Transport Triggered Architecture (TTA) offers a cost-effective trade-off between the size and performance of ASICs and the programmability of general-purpose processors. The main advantages of TTA are its simplicity and flexibility. In TTA processors, the special function units (SFUs) can be utilized to increase performance or reduce power dissipation. This paper presents a low-power globally synchronous locally asynchronous TTA processor using both asynchronous function units and synchronous function units. We solve the problem that use asynchronous circuits in TTA framework, which is a synchronous design environment. This processor is customized for a 1024-point FFT application. Compared to other reported...
Yong Li, Zhiying Wang, Jian Ruan, Kui Dai
Added 07 Jun 2010
Updated 07 Jun 2010
Type Conference
Year 2007
Where HPCC
Authors Yong Li, Zhiying Wang, Jian Ruan, Kui Dai
Comments (0)
books