Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

7

ASPDAC
2004
ACM

favoriteEmaildiscussreport

92views Hardware» more ASPDAC 2004»

Modeling of coplanar waveguide for buffered clock tree

13 years 9 months ago

Modeling of coplanar waveguide for buffered clock tree

Download eda.ee.ucla.edu

—Owing to inductive effect, coplanar waveguide (CPW) is widely used to achieve signal integrity in high performance clock designs. In this paper, we ﬁrst propose a piece-wise linear (PWL) model for the far-end response of a CPW considering ramp input and capacitive loading. The PWL model has a high accuracy but uses at least 1000x less time compared to SPICE. We then apply the PWL model to synthesize the CPW geometry for clock trees considering constrains of rising time and oscillation at sinks. We obtain a spectrum of solutions with smooth tradeoff between area and power.

Jun Chen, Lei He

Real-time Traffic

ASPDAC 2004 | CPW Considering Ramp | CPW Geometry | PWL Model |

claim paper

Related Content

» Low power clock buffer planning methodology in FD placement for large scale circuit design

» Discrete Buffer and Wire Sizing for LinkBased NonTree Clock Networks

» Statistical Analysis of Clock Skew Variation in HTree Structure

» Analysis of buffered hybrid structured clock networks

» Hybrid Structured Clock Network Construction

» Elmore model for energy estimation in RC trees

» More Practical BoundedSkew Clock Routing

Post Info
More Details (n/a)

Added	30 Jun 2010
Updated	30 Jun 2010
Type	Conference
Year	2004
Where	ASPDAC
Authors	Jun Chen, Lei He

Comments (0)