Sciweavers

Module Graph Merging and Placement to Reduce Reconfiguration Overheads in Paged FPGA Devices