Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

11

ASPDAC
2010
ACM

favoriteEmaildiscussreport

251views Hardware» more ASPDAC 2010»

A new compilation technique for SIMD code generation across basic block boundaries

13 years 2 months ago

A new compilation technique for SIMD code generation across basic block boundaries

Download www.asp-dac.itri.org.tw

Hiroaki Tanaka, Yutaka Ota, Nobu Matsumoto, Takuji

Real-time Traffic

ASPDAC 2010 | Hardware |

claim paper

Related Content

» Optimizing data permutations for SIMD devices

» Vectorization for SIMD architectures with alignment constraints

» Exploiting superword level parallelism with multimedia instruction sets

» Interprocedural transformations for parallel code generation

» Optimizing the memory bandwidth with loop fusion

» SuperblockBased Source Code Optimizations for WCET Reduction

» Application Acceleration with the Explicitly Parallel Operations System the EPOS Processo...

» Scalable subgraph mapping for acyclic computation accelerators

» Optimizing memory transactions

Post Info
More Details (n/a)

Added	10 Feb 2011
Updated	10 Feb 2011
Type	Journal
Year	2010
Where	ASPDAC
Authors	Hiroaki Tanaka, Yutaka Ota, Nobu Matsumoto, Takuji Hieda, Yoshinori Takeuchi, Masaharu Imai

Comments (0)