Sciweavers

Share
ICC
2007
IEEE

A Novel Algorithm and Architecture for High Speed Pattern Matching in Resource-Limited Silicon Solution

9 years 16 days ago
A Novel Algorithm and Architecture for High Speed Pattern Matching in Resource-Limited Silicon Solution
— Network Intrusion Detection Systems (NIDS) are more and more important for identifying and preventing the malicious attacks over the network. This paper proposes a novel cost-effective high speed pattern matching algorithm (named MSH) for NIDS. By applying the characteristics of magic states, a new observation from the deterministic finite state automata (DFA), the proposed MSH constructs a tiny data structure which can be stored into the on-chip memory of modern cost effective FPGA. Prototype and experimental results show the overall efficiency of the proposed MSH is at least 7 times faster than that of the baseline model. The MSH enables the design of cost effective FPGA-based accelerator to furnish over 1Gbps throughput. It can also be scaled to multi-gigabit and realized on various silicon implementations.
Nen-Fu Huang, Yen-Ming Chu, Chi-Hung Tsai, Chen-Yi
Added 02 Jun 2010
Updated 02 Jun 2010
Type Conference
Year 2007
Where ICC
Authors Nen-Fu Huang, Yen-Ming Chu, Chi-Hung Tsai, Chen-Ying Hsieh, Yih-Jou Tzang
Comments (0)
books