Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

5

JCSC
2010

favoriteEmaildiscussreport

50views more JCSC 2010»

A Novel Allocation Methodology for Partial and Dynamic Bitstream Generation for FPGA Architectures

12 years 12 months ago

A Novel Allocation Methodology for Partial and Dynamic Bitstream Generation for FPGA Architectures

Download proteas.microlab.ntua.gr

Kostas Siozios, Dimitrios Soudris, Antonios Thanai

Real-time Traffic

JCSC 2010 |

claim paper

Related Content

» A Novel FPGA Configuration Bitstream Generation Algorithm and Tool Development

» Runtime Partial Reconfiguration for Removal Placement and Routing on the VirtexIIPro

» Bitstream relocation with local clock domains for partially reconfigurable FPGAs

» An FPGA Dynamically Reconfigurable Framework for Modular Robotics

» OnLine Synthesis for Partially Reconfigurable FPGAs

» A Dynamic Programming Approach to Optimal Integrated Code Generation

Post Info
More Details (n/a)

Added	19 May 2011
Updated	19 May 2011
Type	Journal
Year	2010
Where	JCSC
Authors	Kostas Siozios, Dimitrios Soudris, Antonios Thanailakis

Comments (0)