Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

10

APN
2001
Springer

favoriteEmaildiscussreport

114views Artificial Intelligence» more APN 2001»

Partial Order Verification of Programmable Logic Controllers

13 years 8 months ago

Partial Order Verification of Programmable Logic Controllers

Download www-dssz.informatik.tu-cottbus.de

We address the verification of programmable logic controllers (PLC). In our approach, a PLC program is translated into a special type of colored Petri net, a so-called register net (RN). We present analysis methods based on the partial order semantics of RN's, which allow the generation of partial order traces as counter examples in the presence of programming errors. To that purpose, the behavior description `concurrent automaton', introduced in [3] for safe Petri nets, is upliftet to the dedicated RN's.

Peter Deussen

Real-time Traffic

APN 2001 | Artificial Intelligence | Colored Petri Net | Partial Order | Petri Nets |

claim paper

Related Content

» A Test Procedure for Boundary Scan Circuitry in PLDs and FPGAs

» Softcommissioning hardwareintheloopbased verification of controller software

» Timed automaton models for simple programmable logic controllers

» Digital Circuit Verification Using PartiallyOrdered State Models

» Typechecking HigherOrder Security Libraries

» Partial Order Reduction for Verification of RealTime Components

» Safe PLDbased Programmable Controllers

» A partial reconfigurable architecture for controllers based on Petri nets

» A SliceBased Decision Procedure for TypeBased Partial Orders

Post Info
More Details (n/a)

Added	23 Aug 2010
Updated	23 Aug 2010
Type	Conference
Year	2001
Where	APN
Authors	Peter Deussen

Comments (0)