Sciweavers

Physical-aware simulated annealing optimization of gate leakage in nanoscale datapath circuits
Recent countries visiting this post
Physical-aware simulated annealing optimization of gate leakage in nanoscale datapath circuits
us6United States