Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

12

VLSISP
2002

favoriteEmaildiscussreport

79views more VLSISP 2002»

PICO-NPA: High-Level Synthesis of Nonprogrammable Hardware Accelerators

13 years 4 months ago

PICO-NPA: High-Level Synthesis of Nonprogrammable Hardware Accelerators

Download www.hpl.hp.com

Robert Schreiber, Shail Aditya, Scott A. Mahlke, V

Real-time Traffic

VLSISP 2002 |

claim paper

Related Content

» HighLevel Synthesis of Nonprogrammable Hardware Accelerators

» Accelerating Speculative Execution in HighLevel Synthesis with Cancel Tokens

» Bridging the computation gap between programmable processors and hardwired accelerators

» Synthesis of Platform Architectures from OpenCL Programs

» A Model for Hardware Realization of Kernel Loops

» Multilevel Granularity Parallelism Synthesis on FPGAs

» Binary Synthesis with multiple memory banks targeting array references

» Application Acceleration with the Explicitly Parallel Operations System the EPOS Processo...

» Highlevel synthesis under IO Timing and Memory constraints

Post Info
More Details (n/a)

Added	23 Dec 2010
Updated	23 Dec 2010
Type	Journal
Year	2002
Where	VLSISP
Authors	Robert Schreiber, Shail Aditya, Scott A. Mahlke, Vinod Kathail, B. Ramakrishna Rau, Darren C. Cronquist, Mukund Sivaraman

Comments (0)