Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

10

ISLPED
2007
ACM

favoriteEmaildiscussreport

79views Hardware» more ISLPED 2007»

Post-placement leakage optimization for partially dynamically reconfigurable FPGAs

13 years 6 months ago

Post-placement leakage optimization for partially dynamically reconfigurable FPGAs

Download cc.ee.ntu.edu.tw

Chi-Feng Li, Ping-Hung Yuh, Chia-Lin Yang, Yao-Wen

Real-time Traffic

Hardware | ISLPED 2007 |

claim paper

Related Content

» Elementary block based 2dimensional dynamic and partial reconfiguration for VirtexII FPGAs

» Minimization of the reconfiguration latency for the mapping of applications on FPGAbased s...

» Hardwaresoftware optimization of error detection implementation for realtime embedded syst...

Post Info
More Details (n/a)

Added	26 Oct 2010
Updated	26 Oct 2010
Type	Conference
Year	2007
Where	ISLPED
Authors	Chi-Feng Li, Ping-Hung Yuh, Chia-Lin Yang, Yao-Wen Chang

Comments (0)