Sciweavers

Post-synthesis sleep transistor insertion for leakage power optimization in clock tree networks
Recent countries visiting this post
Post-synthesis sleep transistor insertion for leakage power optimization in clock tree networks
us8United States
un2