Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

12

DSD
2005
IEEE

favoriteEmaildiscussreport

78views Hardware» more DSD 2005»

Predictable embedding of large data structures in multiprocessor networks-on-chip

13 years 10 months ago

Predictable embedding of large data structures in multiprocessor networks-on-chip

Download www.date-conference.com

Sander Stuijk, Twan Basten, Bart Mesman, Marc Geil

Real-time Traffic

DSD 2005 | Hardware |

claim paper

Related Content

» An efficient scalable and flexible data transfer architecture for multiprocessor SoC with ...

» Hierarchical Structuring of Data on Manifolds

» Eliminating interprocess cache interference through cache reconfigurability for realtime a...

» Adaptive VP decay making value predictors leakageefficient designs for high performance pr...

» Compiletime decided instruction cache locking using worstcase execution paths

Post Info
More Details (n/a)

Added	24 Jun 2010
Updated	24 Jun 2010
Type	Conference
Year	2005
Where	DSD
Authors	Sander Stuijk, Twan Basten, Bart Mesman, Marc Geilen

Comments (0)