Priority assignment optimization for minimization of current surge in high performance power efficient clock-gated microprocesso