Sciweavers

Share
RSP
2006
IEEE

Rapid Resource-Constrained Hardware Performance Estimation

10 years 5 months ago
Rapid Resource-Constrained Hardware Performance Estimation
In a hardware-software co-design environment, an application is partitioned into modules. Each module is then mapped either to software or to hardware. The mapping process is driven by the hardware/software cost and performance parameters of each module. This makes hardware estimation important to evaluate the various candidate architectures. Lack of an efficient hardware estimation methodology and a supporting tool results in inefficient partitioning. In this paper, we present novel algorithms for clock period estimation and estimation of upper bound on execution time under given resource constraints which includes constraints on number of ports in the register file and memory. Experimental results on benchmarks from the High-Level Synthesis (HLS) [1], MiBench [2] and Mediabench [3] suites, show the effectiveness of our algorithms.
Basant Kumar Dwivedi, Arun Kejariwal, M. Balakrish
Added 12 Jun 2010
Updated 12 Jun 2010
Type Conference
Year 2006
Where RSP
Authors Basant Kumar Dwivedi, Arun Kejariwal, M. Balakrishnan, Anshul Kumar
Comments (0)
books