Sciweavers

Share
APCSAC
2005
IEEE

Resource-Driven Optimizations for Transient-Fault Detecting SuperScalar Microarchitectures

11 years 7 months ago
Resource-Driven Optimizations for Transient-Fault Detecting SuperScalar Microarchitectures
Increasing microprocessor vulnerability to soft errors induced by neutron and alpha particle strikes prevents aggressive scaling and integration of transistors in future technologies if left unaddressed. Previously proposed instruction-level redundant execution, as a means of detecting errors, suffers from a severe performance loss due to the resource shortage caused by the large number of redundant instructions injected into the superscalar core. In this paper, we propose to apply three architectural enhancements, namely 1) floating-point unit sharing (FUS), 2) prioritizing primary instructions (PRI), and 3) early retiring of redundant instructions (ERT), that enable transient-fault detecting redundant execution in superscalar microarchitectures with a much smaller performance penalty, while maintaining the original full coverage of soft errors. In addition, our enhancements are compatible with many other proposed techniques, allowing for further performance improvement.
Jie Hu, Greg M. Link, Johnsy K. John, Shuai Wang,
Added 24 Jun 2010
Updated 24 Jun 2010
Type Conference
Year 2005
Where APCSAC
Authors Jie Hu, Greg M. Link, Johnsy K. John, Shuai Wang, Sotirios G. Ziavras
Comments (0)
books