Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

8

ISCAS
2003
IEEE

favoriteEmaildiscussreport

77views Hardware» more ISCAS 2003»

Table look-up based compact modeling for on-chip interconnect timing and noise analysis

13 years 9 months ago

Table look-up based compact modeling for on-chip interconnect timing and noise analysis

Download www.ece.umn.edu

Haitian Hu, David Blaauw, Vladimir Zolotov, Kaushi

Real-time Traffic

ISCAS 2003 |

claim paper

Related Content

» Low Power Error Resilient Encoding for OnChip Data Buses

» Transistor level gate modeling for accurate and fast timing noise and power analysis

Post Info
More Details (n/a)

Added	04 Jul 2010
Updated	04 Jul 2010
Type	Conference
Year	2003
Where	ISCAS
Authors	Haitian Hu, David Blaauw, Vladimir Zolotov, Kaushik Gala, Min Zhao, Rajendran Panda, Sachin S. Sapatnekar

Comments (0)