Thermal-Aware Task Scheduling for 3D Multicore Processors

Abstract—A rising horizon in chip fabrication is the 3D integration technology. It stacks two or more dies vertically with a dense, highspeed interface to increase the device density and reduce the delay of interconnects significantly across the dies. However, a major challenge in 3D technology is the increased power density, which gives rise to the concern of heat dissipation within the processor. High temperatures trigger voltage and frequency throttlings in hardware, which degrade the chip performance. Moreover, high temperatures impair the processor’s reliability and reduce its lifetime. To alleviate this problem, we propose in this paper an OS-level scheduling algorithm that performs thermal-aware task scheduling on a 3D chip. Our algorithm leverages the inherent thermal variations within and across different tasks, and schedules them to keep the chip temperature low. We observed that vertically adjacent dies have strong thermal correlations and the scheduler should consider t...

• Type: Journal
• Year: 2010
• Where: TPDS
• Authors: Xiuyi Zhou, Jun Yang 0002, Yi Xu, Youtao Zhang, Jianhua Zhao
• Keywords: Algorithm, Chip, OS-level Scheduling Algorithm, TPDS 2010