Sciweavers

Share
CODES
2009
IEEE

A tuneable software cache coherence protocol for heterogeneous MPSoCs

9 years 8 months ago
A tuneable software cache coherence protocol for heterogeneous MPSoCs
In a multiprocessor system-on-chip (MPSoC) private caches introduce the cache coherence problem. Here, we target at heterogeneous MPSoCs with a network-on-chip (NoC). Existing hardware cache coherence protocols are less suitable for MPSoCs because many off-the-shelf processors used in MPSoCs do not support these protocols. Furthermore, these protocols typically rely on global visibility and serialization of writes which does not match well with the parallel pointto-point communication provided by a NoC. Therefore, we propose a software cache coherence protocol, which can be applied in a heterogeneous MPSoC with a NoC. The software cache coherence protocol relies on explicit synchronization in the software. More specifically, caches are guaranteed to be coherent according to the Release Consistency model, on top of which we have implemented the standard Pthreads communication library. Heterogeneous MPSoCs with off-the-shelf processors can easily be supported, because processors are ...
Frank E. B. Ophelders, Marco Bekooij, Henk Corpora
Added 21 Jul 2010
Updated 21 Jul 2010
Type Conference
Year 2009
Where CODES
Authors Frank E. B. Ophelders, Marco Bekooij, Henk Corporaal
Comments (0)
books