CODES 2009 - PDF Preprint Papers

CODES 2009 International Workshop on Hardware/Software Co-Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed CODES-2009 Paper

click to vote

CODES
2009
IEEE

243views Software Engineering» more CODES 2009»

Building heterogeneous reconfigurable systems with a hardware microkernel

13 years 8 months ago

Download hthreads.csce.uark.edu

Field Programmable Gate Arrays (FPGAs) have long held the promise of allowing designers to create systems with performance levels close to custom circuits but with a softwarelike ...

Jason Agron, David L. Andrews

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Related Conferences

Id	Views	Title	Status

1	243	Building heterogeneous reconfigurable systems with a hardware microkernel	claim
2	240	TotalProf: a fast and accurate retargetable source code profiler	claim
3	237	Native MPSoC co-simulation environment for software performance estimation	claim
4	195	Using binary translation in event driven simulation for fast and flexible MPSoC simulation	claim
5	187	Cycle count accurate memory modeling in system level design	claim
6	181	A scalable parallel H.264 decoder on the cell broadband engine architecture	claim
7	178	An MDP-based application oriented optimal policy for wireless sensor networks	claim
8	173	FRA: a flash-aware redundancy array of flash storage devices	claim
9	173	Minimization of the reconfiguration latency for the mapping of applications on FPGA-based systems	claim
10	170	On compile-time evaluation of process partitioning transformations for Kahn process networks	claim
11	146	FlexRay schedule optimization of the static segment	claim
12	142	A compositional modelling framework for exploring MPSoC systems	claim
13	136	A standby-sparing technique with low energy-overhead for fault-tolerant hard real-time systems	claim
14	131	Exploiting data-redundancy in reliability-aware networked embedded system design	claim
15	127	A high-level virtual platform for early MPSoC software development	claim
16	122	An on-chip interconnect and protocol stack for multiple communication paradigms and programming models	claim
17	122	Efficient dynamic voltage/frequency scaling through algorithmic loop transformation	claim
18	110	MinDeg: a performance-guided replacement policy for run-time reconfigurable accelerators	claim
19	104	Squashing microcode stores to size in embedded systems while delivering rapid microcode accesses	claim
20	96	A tuneable software cache coherence protocol for heterogeneous MPSoCs	claim
21	90	A variation-tolerant scheduler for better than worst-case behavioral synthesis	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers