Sciweavers

Share
ACSD
1998
IEEE

Verification of Pipelined Microprocessors by Correspondence Checking in Symbolic Ternary Simulation

12 years 1 months ago
Verification of Pipelined Microprocessors by Correspondence Checking in Symbolic Ternary Simulation
This paper makes the idea of memory shadowing [5] applicable to symbolic ternary simulation. Memory shadowing, an extension of Burch and Dill's pipeline verification method [6] to the bit level, is a technique for providing on-the-fly identical initial memory state to two different memory execution sequences. We also present an algorithm which compares the final states of two memories for ternary correspondence, as well as an approach for generating efficiently the initial state of memories. These techniques allow us to verify that a pipelined circuit has behavior corresponding to that of its unpipelined specification by simulating two symbolic ternary execution sequences and comparing their final memory states. Experimental results show the potential of the new ideas.
Miroslav N. Velev, Randal E. Bryant
Added 04 Aug 2010
Updated 04 Aug 2010
Type Conference
Year 1998
Where ACSD
Authors Miroslav N. Velev, Randal E. Bryant
Comments (0)
books