Sciweavers

8 search results - page 1 / 2
» A Combined Interval and Floating Point Multiplier
Sort
View
GLVLSI
1998
IEEE
119views VLSI» more  GLVLSI 1998»
13 years 9 months ago
A Combined Interval and Floating Point Multiplier
Interval arithmetic provides an e cient method for monitoring and controlling errors in numerical calculations. However, existing software packages for interval arithmetic are oft...
James E. Stine, Michael J. Schulte
ARITH
2005
IEEE
13 years 10 months ago
Floating-Point Fused Multiply-Add: Reduced Latency for Floating-Point Addition
In this paper we propose an architecture for the computation of the double—precision floating—point multiply—add fused (MAF) operation A + (B × C) that permits to compute ...
Javier D. Bruguera, Tomás Lang
ARITH
2003
IEEE
13 years 10 months ago
The Interval Logarithmic Number System
This paper introduces the Interval Logarithmic Number System (ILNS), in which the Logarithmic Number System (LNS) is used as the underlying number system for interval arithmetic. ...
Mark G. Arnold, Jesus Garcia, Michael J. Schulte
ACL2
2006
ACM
13 years 8 months ago
Combining ACL2 and an automated verification tool to verify a multiplier
We have extended the ACL2 theorem prover to automatically prove properties of VHDL circuits with IBM's Internal SixthSense verification system. We have used this extension to...
Erik Reeber, Jun Sawada