Sciweavers

43 search results - page 3 / 9
» A Complete Data Scheduler for Multi-Context Reconfigurable A...
Sort
View
JEC
2006
100views more  JEC 2006»
13 years 5 months ago
RC-SIMD: Reconfigurable communication SIMD architecture for image processing applications
During the last two decades, Single Instruction Multiple Data (SIMD) processors have become important architectures in embedded systems for image processing applications. The main ...
Hamed Fatemi, Bart Mesman, Henk Corporaal, Twan Ba...
FPGA
2004
ACM
158views FPGA» more  FPGA 2004»
13 years 11 months ago
A novel coarse-grain reconfigurable data-path for accelerating DSP kernels
In this paper, an efficient implementation of a high performance coarse-grain reconfigurable data-path on a mixed-granularity reconfigurable platform is presented. It consists of ...
Michalis D. Galanis, George Theodoridis, Spyros Tr...
ESI
2010
97views more  ESI 2010»
13 years 4 months ago
A flexible streaming software architecture for scientific instruments
The recently completed prototyping efforts for a new type of riometer, the Advanced Rio-Imaging Experiment in Scandinavia (ARIES), required the development of a uniquely flexible s...
Martin Grill, Keith Barratt, Farideh Honary
FPGA
2010
ACM
232views FPGA» more  FPGA 2010»
13 years 5 months ago
High-throughput bayesian computing machine with reconfigurable hardware
We use reconfigurable hardware to construct a high throughput Bayesian computing machine (BCM) capable of evaluating probabilistic networks with arbitrary DAG (directed acyclic gr...
Mingjie Lin, Ilia Lebedev, John Wawrzynek
DATE
2000
IEEE
139views Hardware» more  DATE 2000»
13 years 10 months ago
Target Architecture Oriented High-Level Synthesis for Multi-FPGA Based Emulation
This paper presents a new approach on combined highlevel synthesis and partitioning for FPGA-based multi-chip emulation systems. The goal is to synthesize a prototype with maximal...
Oliver Bringmann, Wolfgang Rosenstiel, Carsten Men...