Sciweavers

82 search results - page 2 / 17
» A Hardware Implementation of the Advanced Encryption Standar...
Sort
View
FPGA
2000
ACM
175views FPGA» more  FPGA 2000»
13 years 9 months ago
An FPGA implementation and performance evaluation of the Serpent block cipher
With the expiration of the Data Encryption Standard (DES) in 1998, the Advanced Encryption Standard (AES) development process is well underway. It is hoped that the result of the ...
Adam J. Elbirt, Christof Paar
VLSID
2006
IEEE
144views VLSI» more  VLSID 2006»
14 years 5 months ago
A High-Performance VLSI Architecture for Advanced Encryption Standard (AES) Algorithm
In this paper we present a high-performance, high throughput, and area efficient architecture for the VLSI implementation of the AES algorithm. The subkeys, required for each round...
Naga M. Kosaraju, Murali R. Varanasi, Saraju P. Mo...
SCN
2008
Springer
13 years 5 months ago
Using Normal Bases for Compact Hardware Implementations of the AES S-Box
Abstract. The substitution box (S-box) of the Advanced Encryption Standard (AES) is based on the multiplicative inversion s(x) = x-1 in GF(256) and followed by an affine transforma...
Svetla Nikova, Vincent Rijmen, Martin Schläff...
DATE
2003
IEEE
92views Hardware» more  DATE 2003»
13 years 10 months ago
A Low Device Occupation IP to Implement Rijndael Algorithm
This work presents a soft IP description of Rijndael, the Advanced Encryption Standard (AES) of National Institute of Standards and Technology (NIST). This Rijndael implementation...
Alex Panato, Marcelo Barcelos, Ricardo Augusto da ...
CARDIS
2004
Springer
216views Hardware» more  CARDIS 2004»
13 years 10 months ago
Differential Fault Analysis Attack Resistant Architectures for the Advanced Encryption Standard
: We present two architectures for protecting a hardware implementation of AES against side-channel attacks known as Differential Fault Analysis attacks. The first architecture, wh...
Mark G. Karpovsky, Konrad J. Kulikowski, Alexander...