Sciweavers

13 search results - page 1 / 3
» A Hardware Software Codesign Method for a General Purpose Re...
Sort
View
CODES
1997
IEEE
13 years 9 months ago
A Hardware/Software Codesign Method for a General Purpose Reconfigurable Co-Processor
Shinji Kimura, Yasufumi Itou, Makoto Hirao, Katsum...
WCE
2007
13 years 6 months ago
The Jacobi Method in Reconfigurable Hardware
—Linear equations provide useful tools for understanding the behavior of a wide variety of phenomena— from science and engineering to social sciences. A number of techniques ha...
Safaa J. Kasbah, Issam W. Damaj
CODES
2003
IEEE
13 years 10 months ago
Design space exploration of a hardware-software co-designed GF(2m) galois field processor for forward error correction and crypt
This paper describes a hardware-software co-design approach for flexible programmable Galois Field Processing for applications which require operations over GF(2m ), such as RS an...
Wei Ming Lim, Mohammed Benaissa
ARC
2010
Springer
183views Hardware» more  ARC 2010»
13 years 5 months ago
Integrated Design Environment for Reconfigurable HPC
Using FPGAs to accelerate High Performance Computing (HPC) applications is attractive, but has a huge associated cost: the time spent, not for developing efficient FPGA code but fo...
Lilian Janin, Shoujie Li, Doug Edwards
DATE
2002
IEEE
84views Hardware» more  DATE 2002»
13 years 9 months ago
Highly Scalable Dynamically Reconfigurable Systolic Ring-Architecture for DSP Applications
Microprocessors are today getting more and more inefficient for a growing range of applications. Its principles -The Von Neumann paradigm[3]- based on the sequential execution of ...
Gilles Sassatelli, Lionel Torres, Pascal Benoit, T...