Sciweavers

6 search results - page 2 / 2
» A Heuristic for Clock Selection in High-Level Synthesis
Sort
View
ASPDAC
2008
ACM
87views Hardware» more  ASPDAC 2008»
13 years 7 months ago
An efficient performance improvement method utilizing specialized functional units in Behavioral Synthesis
This paper proposes a novel Behavioral Synthesis method that improves performance of synthesized circuits utilizing specialized functional units effectively. Specialized functional...
Tsuyoshi Sadakata, Yusuke Matsunaga