Sciweavers

11 search results - page 2 / 3
» A High Performance ASIC for Cellular Automata (CA) Applicati...
Sort
View
SC
2004
ACM
13 years 10 months ago
GPU Cluster for High Performance Computing
Inspired by the attractive Flops/dollar ratio and the incredible growth in the speed of modern graphics processing units (GPUs), we propose to use a cluster of GPUs for high perfo...
Zhe Fan, Feng Qiu, Arie E. Kaufman, Suzanne Yoakum...
IPPS
2006
IEEE
13 years 11 months ago
A multiprocessor architecture for the massively parallel model GCA
The GCA (Global Cellular Automata) model consists of a collection of cells which change their states synchronously depending on the states of their neighbors like in the classical...
Wolfgang Heenes, Rolf Hoffmann, Johannes Jendrsczo...
FCCM
1997
IEEE
103views VLSI» more  FCCM 1997»
13 years 9 months ago
An FPGA architecture for DRAM-based systolic computations
We propose an FPGA chip architecture based on a conventional FPGA logic array core, in which I/O pins are clocked at a much higher rate than that of the logic array that they serv...
Norman Margolus
GECCO
2008
Springer
117views Optimization» more  GECCO 2008»
13 years 6 months ago
CrossNet: a framework for crossover with network-based chromosomal representations
We propose a new class of crossover operators for genetic algorithms (CrossNet) which use a network-based (or graphbased) chromosomal representation. We designed CrossNet with the...
Forrest Stonedahl, William Rand, Uri Wilensky
ICC
2007
IEEE
178views Communications» more  ICC 2007»
13 years 11 months ago
Impact of Transmission Power on the Performance of UDP in Vehicular Ad Hoc Networks
—With the availability of cheap and robust wireless devices there is demand for new applications in Vehicular Ad-hoc Networks (VANET). The challenge in implementing applications ...
Behrooz Khorashadi, Andrew Chen, Dipak Ghosal, Che...