Sciweavers

110 search results - page 22 / 22
» A Highly-Configurable Cache Architecture for Embedded System...
Sort
View
CIDR
2007
185views Algorithms» more  CIDR 2007»
13 years 6 months ago
Rethinking Data Management for Storage-centric Sensor Networks
Data management in wireless sensor networks has been an area of significant research in recent years. Many existing sensor data management systems view sensor data as a continuou...
Yanlei Diao, Deepak Ganesan, Gaurav Mathur, Prasha...
ISLPED
2005
ACM
93views Hardware» more  ISLPED 2005»
13 years 11 months ago
Power-aware code scheduling for clusters of active disks
In this paper, we take the idea of application-level processing on disks to one level further, and focus on an architecture, called Cluster of Active Disks (CAD), where the storag...
Seung Woo Son, Guangyu Chen, Mahmut T. Kandemir
ACSAC
2008
IEEE
13 years 11 months ago
Defending Against Attacks on Main Memory Persistence
Main memory contains transient information for all resident applications. However, if memory chip contents survives power-off, e.g., via freezing DRAM chips, sensitive data such a...
William Enck, Kevin R. B. Butler, Thomas Richardso...
RTAS
2008
IEEE
13 years 11 months ago
Bounding Worst-Case Response Time for Tasks with Non-Preemptive Regions
Real-time schedulability theory requires a priori knowledge of the worst-case execution time (WCET) of every task in the system. Fundamental to the calculation of WCET is a schedu...
Harini Ramaprasad, Frank Mueller
CASES
2008
ACM
13 years 7 months ago
A light-weight cache-based fault detection and checkpointing scheme for MPSoCs enabling relaxed execution synchronization
While technology advances have made MPSoCs a standard architecture for embedded systems, their applicability is increasingly being challenged by dramatic increases in the amount o...
Chengmo Yang, Alex Orailoglu