CASES 2008 - PDF Preprint Papers

CASES 2008 International Conference on Compilers

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed CASES-2008 Paper

click to vote

CASES
2008
ACM

217views System Software» more CASES 2008»

Efficient vectorization of SIMD programs with non-aligned and irregular data access hardware

13 years 6 months ago

Download www.cecs.uci.edu

Automatic vectorization of programs for partitioned-ALU SIMD (Single Instruction Multiple Data) processors has been difficult because of not only data dependency issues but also n...

Hoseok Chang, Wonyong Sung

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	217	Efficient vectorization of SIMD programs with non-aligned and irregular data access hardware	claim
2	192	VESPA: portable, scalable, and flexible FPGA-based vector processors	claim
3	178	SoC-C: efficient programming abstractions for heterogeneous multicore systems on chip	claim
4	178	Active control and digital rights management of integrated circuit IP cores	claim
5	170	Efficiency and scalability of barrier synchronization on NoC based many-core architectures	claim
6	168	Efficient code caching to improve performance and energy consumption for java applications	claim
7	162	Compiling custom instructions onto expression-grained reconfigurable architectures	claim
8	161	Cache-aware cross-profiling for java processors	claim
9	151	Optimus: efficient realization of streaming applications on FPGAs	claim
10	137	Multiple sleep mode leakage control for cache peripheral circuits in embedded processors	claim
11	133	Control flow optimization in loops using interval analysis	claim
12	131	Design space exploration for field programmable compressor trees	claim
13	129	Execution context optimization for disk energy	claim
14	123	Multi-granularity sampling for simulating concurrent heterogeneous applications	claim
15	123	Exploring and predicting the architecture/optimising compiler co-design space	claim
16	114	StageNetSlice: a reconfigurable microarchitecture building block for resilient CMP systems	claim
17	113	Reducing pressure in bounded DBT code caches	claim
18	103	A light-weight cache-based fault detection and checkpointing scheme for MPSoCs enabling relaxed execution synchronization	claim
19	103	Dynamic coprocessor management for FPGA-enhanced compute platforms	claim
20	100	Predictable programming on a precision timed architecture	claim
21	94	Power management of MEMS-based storage devices for mobile systems	claim
22	93	Non-intrusive dynamic application profiler for detailed loop execution characterization	claim
23	93	A low-power parallel design of discrete wavelet transform using subthreshold voltage technology	claim
24	73	Highly energy and performance efficient embedded computing through approximately correct arithmetic: a mathematical foundation and preliminary experimental validation	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers