Sciweavers

2 search results - page 1 / 1
» A Methodology and Toolset to Enable SystemC and VHDL Co-simu...
Sort
View
ISVLSI
2007
IEEE
230views VLSI» more  ISVLSI 2007»
13 years 10 months ago
A Methodology and Toolset to Enable SystemC and VHDL Co-simulation
The new design challenges imposed by the increasing difficulties of today’s electronic systems obligated designers to develop new methodologies. System-level design and Platfor...
Richard Maciel, Bruno Albertini, Sandro Rigo, Guid...
DATE
2003
IEEE
120views Hardware» more  DATE 2003»
13 years 9 months ago
SystemC-VHDL Co-Simulation and Synthesis in the HW Domain
Embedded systems design requires the development of complex HW modules to cope with the most stringent timing constraints of the specifications. This implies the need to update an...
Massimo Bombana, Francesco Bruschi