ISVLSI   2007 IEEE Computer Society Annual Symposium on VLSI
Wall of Fame | Most Viewed ISVLSI-2007 Paper
232views VLSI» more  ISVLSI 2007»
11 years 23 days ago
DSPstone Benchmark of CoDeL's Automated Clock Gating Platform
— We present a performance analysis of CoDeL, a highly efficient automated clock gating platform for rapidly developing power efficient hardware architectures. It automatically...
Nainesh Agarwal, Nikitas J. Dimopoulos
Disclaimer and Copyright Notice
Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.
1Download preprint from source232
2Download preprint from source230
3Download preprint from source205
4Download preprint from source204
5Download preprint from source194
6Download preprint from source185
7Download preprint from source184
8Download preprint from source181
9Download preprint from source161
10Download preprint from source160
11Download preprint from source151
12Download preprint from source150
13Download preprint from source139
14Download preprint from source131
15Download preprint from source127
16Download preprint from source126
17Download preprint from source121
18Download preprint from source121
19Download preprint from source116
20Download preprint from source107
21Download preprint from source107
22Download preprint from source100