ISVLSI 2007 - PDF Preprint Papers

ISVLSI 2007 IEEE Computer Society Annual Symposium on VLSI

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ISVLSI-2007 Paper

click to vote

ISVLSI
2007
IEEE

232views VLSI» more ISVLSI 2007»

DSPstone Benchmark of CoDeL's Automated Clock Gating Platform

13 years 11 months ago

Download www.ece.uvic.ca

— We present a performance analysis of CoDeL, a highly efﬁcient automated clock gating platform for rapidly developing power efﬁcient hardware architectures. It automatically...

Nainesh Agarwal, Nikitas J. Dimopoulos

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	232	DSPstone Benchmark of CoDeL's Automated Clock Gating Platform	claim
2	230	A Methodology and Toolset to Enable SystemC and VHDL Co-simulation	claim
3	205	An Automated Passive Analog Circuit Synthesis Framework using Genetic Algorithms	claim
4	204	Designing Memory Subsystems Resilient to Process Variations	claim
5	194	Congestion-Aware Task Mapping in NoC-based MPSoCs with Dynamic Workload	claim
6	185	A High Swing Low Power CMOS Differential Voltage-Controlled Ring Oscillator	claim
7	184	Activity-Aware Registers Placement for Low Power Gated Clock Tree Construction	claim
8	181	Code-coverage Based Test Vector Generation for SystemC Designs	claim
9	161	CMP-aware Maze Routing Algorithm for Yield Enhancement	claim
10	160	On the Limitations of Power Macromodeling Techniques	claim
11	151	Design of a MCML Gate Library Applying Multiobjective Optimization	claim
12	150	Minimum-Congestion Placement for Y-interconnects: Some studies and observations	claim
13	139	Automatic Retargeting of Binary Utilities for Embedded Code Generation	claim
14	131	Improving the Quality of Bounded Model Checking by Means of Coverage Estimation	claim
15	127	Asymmetrically Banked Value-Aware Register Files	claim
16	126	MOTIM - A Scalable Architecture for Ethernet Switches	claim
17	121	Performance of Graceful Degradation for Cache Faults	claim
18	121	Data Recovery Block Design for Impulse Modulated Power Line Communications in a Microprocessor	claim
19	116	Impact of Process Variations on Carbon Nanotube Bundle Interconnect for Future FPGA Architectures	claim
20	107	A Hash-based Approach for Functional Regularity Extraction During Logic Synthesis	claim
21	107	A Quantum Algorithm for Finding Minimum Exclusive-Or Expressions	claim
22	100	Vector Processing Support for FPGA-Oriented High Performance Applications	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers