Sciweavers

1816 search results - page 364 / 364
» A New Approach for Solving the Maximum Clique Problem
Sort
View
ISCA
2012
IEEE
279views Hardware» more  ISCA 2012»
11 years 8 months ago
Staged memory scheduling: Achieving high performance and scalability in heterogeneous systems
When multiple processor (CPU) cores and a GPU integrated together on the same chip share the off-chip main memory, requests from the GPU can heavily interfere with requests from t...
Rachata Ausavarungnirun, Kevin Kai-Wei Chang, Lava...